FAIRCHILD

SEMICONDUCTOR

NC7WBD3306 TinyLogic® UHS 2-Bit Low Power Bus Switch with Level Shifting

General Description

The NC7WBD3306 is a 2-bit ultra high-speed CMOS FET bus switch with enhanced level shifting circuitry and with TTL-compatible active LOW control inputs. The low On Resistance of the switch allows inputs to be connected to outputs with minimal propagation delay and without generating additional ground bounce noise. The device is organized as a 2-bit switch with independent bus enable (\overline{OE}) controls. When \overline{OE} is LOW, the switch is ON and Port A is connected to Port B. When \overline{OE} is HIGH, the switch is OPEN and a high-impedance state exists between the two ports. Reduced voltage drive to the gate of the FET switch permits nominal level shifting of 5V to 3V through the switch. Control inputs tolerate voltages up to 5.5V independent of V_{CC}.

Features

- Space saving US8 surface mount package
- MicroPak[™] leadless package
- \blacksquare Typical 3 Ω switch resistance at 5.0V V_{CC}, V_{IN} = 0V

May 2000

Revised April 2003


- Level shift facilitates 5V to 3.3V interfacing
- Minimal propagation delay through the switch
- Power down high impedance input/output
- Zero bounce in flow through mode
- TTL compatible active LOW control inputs
- Control inputs are overvoltage tolerant

Ordering Code:

Order Number	Package Number		Package Description	Supplied As
NC7WBD3306K8X			8-Lead US8, JEDEC MO-187, Variation CA 3.1mm Wide	3k Units on Tape and Reel
NC7WBD3306L8X Preliminary)	MAC08A	P7	8-Lead MicroPak, 1.6 mm Wide	5k Units on Tape and Reel

TinyLogic® is a registered trademark of Fairchild Semiconductor Corporation. MicroPak™ is a trademark of Fairchild Semiconductor Corporation.

NC7WBD3306




Pin Descriptions

Pin Name	Description		
A	Bus A Switch I/O		
В	Bus B Switch I/O		
OE	Bus Enable Input		

Function Table

	Bus Enable Input (OE)	Function		
	L	B Connected to A		
	Н	Disconnected		
H = H	IGH Logic Level L = L	OW Logic Level		


Connection Diagrams



Pin One

AAA represents Product Code Top Mark - see ordering code **Note:** Orientation of Top Mark determines Pin One location. Read the top product code mark left to right, Pin One is the lower left pin (see diagram).

Pad Assignments for MicroPak



Absolute Maximum Ratings(Note 1)

Supply Voltage (V _{CC})	-0.5V to +7.0V
DC Switch Voltage (V _S)	-0.5V to +7.0V
DC Output Voltage (VIN) (Note 2)	-0.5V to +7.0V
DC Input Diode Current	
(I _{IK}) V _{IN} < 0V	–50 mA
DC Output (I _{OUT}) Sink Current	128 mA
DC V _{CC} or Ground Current	
(I _{CC} /I _{GND})	±100 mA
Storage Temperature Range (T _{STG})	-65°C to +150°C
	00 0 10 1100 0
Junction Temperature	
Junction Temperature under Bias (T_J)	+150°C
•	
under Bias (T _J)	
under Bias (T_J) Junction Lead Temperature (T_L)	+150°C

Recommended Operating Conditions (Note 3)

Supply Operating (V _{CC})	4.5V to 5.5V
Control Input Voltage (VIN)	0V to 5.5V
Switch Input Voltage (VIN)	0V to 5.5V
Switch Output Voltage (V _{OUT})	0V to 5.5V
Operating Temperature (T _A)	$-40^{\circ}C$ to $+85^{\circ}C$
Input Rise and Fall Time (t_r, t_f)	
Control Input	0 ns/V to 5 ns
Switch I/O	0 ns/V to DC
Thermal Resistance (θ_{JA})	250°C/W

Note 1: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Note 2: The input and output negative voltage ratings may be exceeded if the input and output diode current ratings are observed.

Note 3: Unused logic inputs must be held HIGH or LOW. They may not float.

DC Electrical Characteristics

Symbol	Parameter	V _{CC}	т	A = −40°C to +85°	°C	Units	Conditions
Cymbol	i alameter	(V)	Min	Тур	Max		Conditiona
V _{IK}	Clamp Diode Voltage	4.5			-1.2	V	I _{IN} = -18 mA
V _{IH}	HIGH Level Input Voltage	4.5 to 5.5	2.0			V	
V _{IL}	LOW Level Input Voltage	4.5 to 5.5			0.8	V	
V _{OH}	HIGH Level Output Voltage	4.5 to 5.5		see Figure 3		V	$V_{IN} = V_{CC}$
I _{IN}	Input Leakage Current	5.5			±1.0	μΑ	$0 \le V_{IN} \le 5.5V$
I _{OFF}	Power OFF Leakage Current	5.5			±1.0	μΑ	$0 \le A, B \le V_{CC}$
R _{ON}	Switch On Resistance	4.5		3	7		$V_{IN} = 0V, I_{IN} = 64 \text{ mA}$
	(Note 4)	4.5		3	7	Ω	$V_{IN} = 0V, I_{IN} = 30 \text{ mA}$
		4.5		15	50	Ī	$V_{IN} = 2.4V, I_{IN} = 15 \text{ mA}$
I _{CC}	Quiescent Supply Current	5.5					$V_{IN} = V_{CC}$ or GND, $I_{OUT} = 0$
				1.1	1.5	mA	$OE_1 = OE_2 = GND$
					10	μΑ	$OE_1 = OE_2 = V_{CC}$
ΔI_{CC}	Increase in I _{CC} per Input	5.5		1	2.5	mA	$V_{IN} = 3.4V$, $I_O = 0$, one Control
	(Note 5)	5.5		1	2.5		Input Only, Other $OE = V_{CC}$

Note 4: Measured by the voltage drop between A and B pins at the indicated current through the switch. On Resistance is determined by the lower of the voltages on the two (A or B) pins.

Note 5: Per TTL driven input (V $_{\rm IN}$ = 3.4V, control input only). A and B pins do not contribute to I $_{\rm CC}.$

NC7WBD3306

AC Electrical Characteristics


Symbol	Parameter	v _{cc}	$\label{eq:T_A} \begin{split} \mathbf{T}_{\mathbf{A}} &= -40^\circ \mathbf{C} \text{ to } +85^\circ \mathbf{C},\\ \mathbf{C}_{\mathbf{L}} &= 50 \text{ pF}, \ \mathbf{R} \mathbf{U} = \mathbf{R} \mathbf{D} = 500 \Omega \end{split}$			Units	Conditions	Figure
		(V)	Min	Тур	Max	Ī		Number
t _{PHL} , t _{PLH}	Propagation Delay Bus to Bus (Note 6)	4.5 to 5.5			0.25	ns	V _I = OPEN	Figures 1, 2
t _{PZL} , t _{PZH}	Output Enable Time	4.5 to 5.5	1.0	3.5	5.8	ns	$V_I = 7V$ for t_{PZL} $V_I = 0V$ for t_{PZH}	Figures 1, 2
t _{PLZ} , t _{PHZ}	Output Disable Time	4.5 to 5.5	0.8	3.5	4.8	ns	$V_I = 7V$ for t_{PLZ} $V_I = 0V$ for t_{PHZ}	Figures 1, 2

Note 6: This parameter is guaranteed. The bus switch contributes no propagation delay other than the RC delay of the typical On Resistance of the switch and the 50 pF load capacitance, when driven by an ideal voltage source (zero output impedance). The specified limit is calculated on this basis.

Capacitance


Symbol	Parameter	Тур	Max	Units	Conditions
C _{IN}	Control Pin Input Capacitance	2.5		pF	$V_{CC} = 0V$
C _{I/O} (OFF)	Port OFF Capacitance	6		pF	$V_{CC} = 5.0V = \overline{OE}$
C _{I/O} (ON)	Port ON Capacitance	12		pF	$V_{CC} = 5.0V, \overline{OE} = 0V$

AC Loading and Waveforms




Input driven by 50Ω source terminated in 50Ω C_L includes load and stray capacitance Input PRR = 1.0 MHz; t_W = 500 ns

FIGURE 1. AC Test Circuit



www.fairchildsemi.com



NC7WBD3306

www.fairchildsemi.com


5




Tape and Reel Specification - 1100 _ _ _ . . . _ .

Ń	TAPE FORMAT for U	J58								
5	Package	Package Tape		Cavity	Cover Tape					
	Designator	Section	Cavities	Status	Status					
5		Leader (Start End)	125 (typ)	Empty	Sealed					
É	K8X	Carrier	250	Filled	Sealed					
		Trailer (Hub End)	75 (typ)	Empty	Sealed					


TAPE DIMENSIONS inches (millimeters)



TAPE DIMENSIONS inches (millimeters)



www.fairchildsemi.com



www.fairchildsemi.com

